




# BUS BASED MULTI BOARD ARCHITECTURE

Figure 2



Prior Art

Figure 3

Prior Art

# IC WITH uP INTERFACE AND LOCAL BUS INTERFACE





Figure 4

# IC WITH LOCAL BUS INTERFACE



Prior Art

Figure 5

# ASIC implementation of CMI with CMPI macro-cells interface





Figure 6

# ASIC implementation of CMI with CBBI macro-cells interface




Prior Art

- Cluster of macro-cells
- Registers
- RFi/WFi/Mi/LMi controller

Figure 7

# ASIC implementation of CLBI with CBBI macro-cells interface



Prior Art

Figure 8

ASIC implementation of CLBI with  
CMPI macro-cells interface










Figure 11

# Board hosting FPGA bread-boarding implementation of DMI




Figure 12

# COMMON BUS exploded in sub-buses





Figure 13

# Common bus exploded in sub-buses

Interrupt Request (1, 2, i, ..., N)





# DMI compliant macro-cell basic architecture




Figure 15

Figure 16

# DMI PERIPHERAL Shadowed Layers








Figure 17





# DMI LEAF : Prefetchable Resources - Registers Layer (REGBLOCK)





Figure 19

Figure 20


# REGBLOCK Registers Types



NOTE referred to Counter Register  
DATA\_FROM\_CB[31:0] is THRESHOLD[31:0]  
DATA2CB[31:0] is COUNTER[31:0]

Figure 21


# REGBLOCK SYNCHRONIZER Register Synchronizer Types



# DMI LEAF : Prefetchable Resources - Memories Layer (MEMBLOCK)

Figure 22


APPLI MEM




# DMI LEAF : Not Prefetchable Resources FIFO Layer (FIFOBLOCK)


Figure 23

APPLI WF APPLI RF









## Pulse to Pulse Synchronization Unit





Figure 26



Figure 28

# Advantages of Distributed Synchronization



# EXTERNAL BUS AGENT DMI acting as Master Read Transaction from DMI PERIPHERAL 1

Figure 29




Figure 30

# Asynchronous two phase handshake protocol: read







Figure 32

EBA-DMI ROOT interface  
MASTER: EBA  
SLAVE: DMI ROOT



Prior Art



EBA-DMI ROOT interface  
MASTER: DMI ROOT  
SLAVE: EBA




Figure 33


Prior Art

Figure 34

# DMI PERIPHERAL support for Transaction Requesters

Application Logic charged of Registers Interfacing

DLI&DFA&SLI&SFA&VDBL&DBL2REGBLOCK



SSA2REGBLOCK

DSA2REGBLOCK

TRB (Transaction Request Booking)

Common-Bus

TR (Transaction Request)

cbus\_clk

TR Configuration

Point to Point Buses

cbus\_clk



Figure 36




Figure 37

Message Sequence Chart

EXTERNAL BUS AGENT acting as Master - DMI acting as Slave  
Burst READ Transaction from DMI PERIPHERAL 1/ Prefetchable resource

DMI (slave) Termination

EXTERNAL  
BUS AGENT

DMI MAIN

DMI PERIPHERAL 1

USER MACRO-CELL A

Resources & Messages




Figure 38

# DMI Slave Mode Overall Algorithm Representation Write Transaction from EXTERNAL BUS AGENT + Write Transaction to DMI PERIPHERAL




Figure 39




Figure 40








Figure 42




Figure 43




Figure 44




Figure 45




Figure 46




Figure 47




Figure 48






Figure 49




Figure 50




Figure 51







Figure 52










Figure 55